Inverter and method for measuring phase currents in an electric machine

ABSTRACT

A three-phase load is powered by a PWM (e.g., SVPWM) driven DC-AC inverter having a single shunt-topology. A shunt voltage and a branch voltage of the inverter (across a transistor to be calibrated) are measured during a second period of each SVPWM sector, and the drain-to-source resistance of the calibrated transistor is calculated. During the fourth period of each SVPWM sector, the branch voltage is measured again, and another branch voltage across another transistor is measured. Using the drain-to-source resistance of the calibrated transistor and the voltage across the calibrated transistor measured during the fourth period, the phase current through the calibrated transistor is calculated. Using the other branch voltage measured during the fourth period and the drain-to-source resistance of its corresponding transistor (known from a prior SVPWM sector), the phase current through that transistor is calculated. From the two calculated phase currents, the other phase current can be calculated.

PRIORITY CLAIM

This application claims the priority benefit of Chinese Application for Patent No. 201911259355.1, filed on Dec. 10, 2019, the content of which is hereby incorporated by reference in its entirety to the maximum extent allowable by law.

TECHNICAL FIELD

This disclosure relates in general to inverters for driving three phase electric machines and, in particular, to a method for distinctly measuring phase currents supplied by the inverter to the electric machine using a single common shunt resistor.

BACKGROUND

The phase windings of a three-phase electric machine may be controlled using pulse width modulated (PWM) signals. To power a three-phase electric machine using a DC power source such as a battery, the PWM control signals are applied to a three-phase inverter which in turn powers the three-phase electric machine. The transistors of the three-phase inverter connect the phase winding taps of the electric machine to either a positive or a negative power supply voltage rail and to ground.

To gain feedback knowledge for use in controlling the electric machine, the current flowing through each phase winding is determined. The phase current measurements are provided to a controller that generates the PWM drive signals that control the transistors of the three-phase inverter. Conventionally, the phase current information can be obtained by sensing the voltage drop on a different resistor in series with each phase winding. In some designs, phase current sensing may be carried out on only two of the three phase windings in view of the fact that the sum of all currents flowing through the phase windings will be zero, and therefore by sensing the current flowing through two of the phases phase windings, the current flowing through the third phase winding can be calculated.

Some techniques have been developed based on the use of a single common shunt resistor connected between the DC power supply and the inverter. Such techniques may involve the measurement of the drain to source voltages of the transistors of the inverters. Depending on the state of the transistors of the inverter, the current of two of the three phase windings may be sensed on the single common shunt resistor.

These techniques of measuring phase currents using a single common shunt resistor have proven to be imprecise because the two sensed currents cannot be simultaneously sensed, and because the measurement of the drain to source voltages of the transistors are affected by the nonlinearity of the transistors. However, for cost savings, the desire for measuring phase currents using a single common shunt resistor remains. Therefore, further development is needed.

SUMMARY

Disclosed herein is an DC-AC inverter system to be coupled to three phase windings of an electric machine. The inverter system includes: a first switching branch coupled between a DC supply voltage node and an intermediate node, the first switching branch having a first terminal to be coupled to a first phase winding of the electric machine; a second switching branch coupled between the DC supply voltage node and the intermediate node, the second switching branch having a second terminal to be coupled to a second phase winding of the electric machine; a third switching branch coupled between the DC supply voltage node and the intermediate node, the third switching branch having a third terminal to be coupled to a third phase winding of the electric machine; a shunt resistor coupled between the intermediate node and ground; and control circuitry.

The control circuitry is configured to apply control signals in accordance with a space vector pulse width modulation (SVPWM) scheme to the first, second, and third switching branches to cause the inverter to drive the first, second, and third phase windings of the electric machine with an three phase AC power signal.

The SVPWM scheme is divided into six sectors, with each sector being divided into a plurality of periods;

The control circuitry is configured to, during at least some sectors of the SVPWM scheme:

during the second period: measure a shunt voltage across the shunt resistor; and measure a drain to source voltage of a first calibration transistor, the first calibration transistor being a transistor of a given switching branch; and

during a fourth period: measure the drain to source voltage of the first calibration transistor; and measure a drain to source voltage of a measured transistor, the measured transistor being a transistor of a next switching branch;

determine a drain to source resistance of the first calibration transistor as a function of a resistance of the shunt resistor, the drain to source voltage of the first calibration transistor measured during the second period, and the shunt voltage measured during the second period;

determine a phase current of a given phase winding coupled to the given switching branch as a function of the drain to source voltage of the first calibration transistor measured during the fourth period and the drain to source resistance of the first calibration transistor;

determine a phase current a next phase winding coupled to the next switching branch as a function of the drain to source voltage of the measured transistor measured during the fourth period and a drain to source resistance of the measured transistor known from a prior sector of the SVPWM scheme; and

determine a phase current of a remaining phase winding coupled to the remaining switching branch as a function of the phase current of the given phase winding and the phase current of the next phase winding.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a power system which can employ the techniques described herein.

FIG. 2 is a graph of a six sector space vector for use in space vector pulse width modulation (SVPWM).

FIGS. 3A-3F are graphs showing operation of the three-phase inverter of the power system of FIG. 1 during the six sectors of SVPWM, and showing sampling points for performing a first phase current determination technique described herein.

FIG. 4 is a graph showing operation of the three-phase inverter of the power system of FIG. 1 during the fourth sector of SVPWM and showing sampling points for performing a second phase current determination technique described herein.

DETAILED DESCRIPTION

The following disclosure enables a person skilled in the art to make and use the subject matter disclosed herein. The general principles described herein may be applied to embodiments and applications other than those detailed above without departing from the spirit and scope of this disclosure. This disclosure is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features disclosed or suggested herein.

A power system 10 includes a three-phase inverter bridge 12 powering an electric machine 11, as shown in FIG. 1. The three-phase inverter bridge 12 includes six power switches (n-channel transistors) MN1, MN2, MN3, MN4, MN5, and MN6. Although n-channel MOSFETS are shown in FIG. 1, the power system 1 may utilize any suitable power switching devices provided that the voltage drop across the power switching devices is a function of the current flowing through the power switching devices.

In particular, n-channel transistor MN1 has its drain coupled to a supply voltage Vcc, its source coupled to terminal U, and its gate coupled to receive control signal Uh; and n-channel transistor MN2 has its drain coupled to the terminal U, its source coupled to a first terminal of the common shunt resistor Rshunt, and its gate coupled to receive control signal Ul. N-channel transistor MN3 has its drain coupled to the supply voltage Vcc, its source coupled to terminal V, and its gate coupled to receive the control signal Vh; and n-channel transistor MN4 has its drain coupled to the terminal V, its source coupled to the first terminal of the common shunt resistor Rshunt, and its gate coupled to receive the control signal Vl. N-channel transistor MN5 has its drain coupled to the supply voltage Vcc, its source coupled to terminal W, and its gate coupled to receive the control signal Wh; and n-channel transistor MN6 has its drain coupled to the terminal W, its source coupled to the first terminal of the common shunt resistor Rshunt, and its gate coupled to receive the control signal Wl.

Three impedance elements Zu, Zv, and Zw are respectively between the terminals U, V, and W of the three-phase inverter bridge 12 and voltage sources Vswu, Vswv, and Vsww. The voltage sources Vswu, Vswv, and Vsww are coupled to one another at a central node N. The impedance elements Zu, Zv, and Zw and the voltage sources Vswu, Vswv, and Vsww represent an equivalent circuit of three phase windings of an electric machine 11 configured as a Wye connected load driven by the three-phase inverter bridge 12, in which phase currents Iu, Iv, and Iw flow.

A single common current sensing resistor Rshunt is connected between the sources of n-channel transistors MN2, MN4, and MN6 and ground, and therefore functions to sense the DC current Ishunt that is returned to the power supply PSUP.

Phase currents are assumed to be positive when flowing from the terminals U, V, and W to the phase windings, and the DC current Ishunt is assumed to be positive when flowing toward ground.

Complementary pulse width modulation (PWM) signals Uh, Ul, and Vh, Vl, and Wh, Vl control the high side transistor and the low side transistor of each leg of the three-phase bridge 12 (i.e., MN1, MN2, and MN3, MN4, and MN5, MN6, respectively), with dead time insertions to exclude risks of simultaneous turned-on states of the two transistors of a given leg of the three-phase bridge 12 that could result in a potentially damaging short-circuit.

The inductive character of the electric machine 11 load and the consequent phase lag between current and voltage could cause an unrecoverable reduction of the resulting peak-to-peak voltage of the 120° electrically out-phased voltage waveforms that are produced on the phase windings Zu, Zv, Zw when driven by the respective PWM signals Uh, Ul, and Vh, Vl, and Wh, Wl.

The amplification/filtering/digitization block 14 receives as feedback the voltage Vshunt across the resistor Rshunt, the drain to source voltage Vu of MN2, the drain to source voltage Vv of MN4, and the drain to source voltage Vw of MN6, conditions these signals, and passes them in conditioned form to the microcontroller 13. The microcontroller 13 generates the control signals Uh, Ul for MN1-MN2, Vh, Vl for MN3-MN4, and Wh, Wl for MN5-MN6. Note that in some instances, the amplification and/or filtering may be optional.

The method and techniques described herein are for the case of determining the phase currents Iu, Iv, Iw of the electric machine 11 powered by the three-phase bridge 12 controlled by space vector pulse width modulation (SVPWM). However, the disclosed techniques are applicable to any electric machine powered by a three-phase inverter controlled by any PWM scheme.

For each configuration of the low-side transistors MN2, MN4, MN6 of the three legs of the three-phase bridge 12, the current that flows in the shunt resistor Rshunt connected between the sources of MN2, MN4, and MN6 and ground is indicated in Table 1 below.

U1 (MN2) V1 (MN4) W1 (MN6) Ishunt 0 (Open) 0 (Open) 0 (Open) 0 0 (Open) 1 (Closed) 1 (Closed) Iu 0 (Open) 0 (Open) 1 (Closed) −Iw 1 (Closed) 0 (Open) 1 (Closed) Iv 1 (Closed) 0 (Open) 0 (Open) −Iu 1 (Closed) 1 (Closed) 0 (Open) Iw 0 (Open) 1 (Closed) 0 (Open) −Iv

As understood to those of skill in the art, SVPWM is a modulation scheme used to apply a given voltage vector to an electric machine by switching the transistors MN1-MN6 of the three-phase bridge 12 in the different configurations in the above chart for different periods of time to emulate a three-phase sinusoidal waveform (the “space vector”, which is simply the vector sum of the three phase voltages Vu, Vv, Vw produced by the three-phase bridge 12 when modulated according to SVPWM).

As also understood to those of skill in the art, one full cycle of SVPWM modulation is divided into six “sectors”. The space vector used can be seen in graphical form in FIG. 2. As will be seen, each sector contains seven periods.

Described herein are techniques for accurately determining the phase currents Iu, Iv, Iw of the three-phase bridge 12 using the single shunt Rshunt topology three-phase bridge 12. From these determined phase currents (which are used as feedback), the microcontroller 13 may in some cases generation of the control signals Uh, Ul for MN1-MN2, Vh, Vl for MN3-MN4, and Wh, Wl for MN5-MN6 to as to control the electric machine 11 and enhance operation of the electric machine 11.

First Technique (for High Electric Machine Speed)

A first technique will now be described with reference to FIGS. 3A-3F. Note that the technique described with reference to FIGS. 3A-3F is particularly useful for the case where the speed of the electric machine is high. In general, this technique works by measuring Vshunt and one of the voltages Vu, Vv, Vw during the second period of each sector of the SVPWM, and from those two measured voltages calculating the drain to source resistance of the transistor across which the voltage Vu, Vv, or Vw was measured (e.g., MN2, MN4, MN6)—this drain to source resistance can be referred to as the calibrated drain to source resistance (of the sample of that transistor at that instant in time, that takes into accounts the various conditions which may effect the drain to source resistance, such as temperature, gate current, drain current, etc.) for that sector of the SVPWM, and the corresponding transistor can be referred to as the calibrated transistor. Then, during the fourth period of each sector of the SVPWM, the voltage Vu, Vv, or Vw that was measured during the second period is measured again, and one of the other voltages Vu, Vv, or Vv across a corresponding transistor (e.g., MN2, MN4, MN6) is measured. The transistors corresponding to the voltages read during the fourth period of each sector of the SVPWM can be referred to as the read transistors.

Using the calibrated drain to source resistance and the voltage that was measured again during the fourth period of that sector of the SVPWM, the phase current (flowing through the calibrated transistor) is calculated. Then, using the voltage that was measured across the other read transistor during the fourth period, and the drain to source resistance across that read transistor (that was calculated during a prior sector of the SVPWM), the phase current (flowing through that read transistor) is calculated. Finally, since the sum of the phase currents is known to be zero, from the two calculated phase currents for that sector of the SVPWM, the other phase current can be calculated.

Therefore, this first technique can be briefly summed up by the following steps which are performed for each SVPWM sector:

1. Measure Vshunt and a phase voltage (Vu, Vv, or Vw) corresponding to voltage across the transistor to be calibrated, during second period of the SVPWM sector.

2. Calculate the calibrated drain to source resistance RDS of the calibrated transistor (MN2, MN4, or MN6) as:

${{Rds}\left( {{Calibrated}\mspace{14mu} {Transistor}} \right)}{= \frac{{Rshunt}*{Vphase}\; 2}{{Vshunt}\; 2}}$

where “calibrated transistor” is the transistor being calibrated during that sector of the SVPWM, “Rshunt” is the resistance of the resistor Rshunt, “Vshunt2” is the voltage across Rshunt during the second period of that sector of the SVPWM, and “Vphase2” is the voltage across the calibrated transistor during the second period of that sector of the SVPWM.

3. Measure the voltage across the calibrated transistor and a voltage across another of the transistors (MN2, MN4, or MN6), during the fourth period of the SVPWM sector.

4. Calculate the phase current for the calibrated transistor as:

Iphase(Calibrated Transistor)=Vphase4/Rds(Calibrated Transistor)

where “calibrated transistor” is the transistor that was calibrated during the sector of the SVPWM, and “Vphase4” of the voltage across the calibrated transistor during the fourth period of the sector of the SVPWM.

5. Calculate the phase current for the read transistor (other than the calibrated transistor) across which the voltage was measured during Step 3 as:

Iphase(Read Transistor)=V(Read Transistor)/Rds(Read Transistor)

where “Read Transistor” is the transistor other than the calibrated transistor across which the voltage was measured during Step 3, where “V(Read Transistor)” is the voltage across the “Read Transistor” as measured during Step 3, and where “Rds(Read Transistor)” is the drain to source resistance of the “Read Transistor” calculated during a previous sector of the SVPWM when that sector was calibrated.

6. Calculate the phase current for the remaining transistor as:

Iother=−[Iphase(Calibrated Transistor)+Iphase(Read Transistor)]

Note that the values measured during the second period of the SVPWM sectors are to be measured simultaneously, substantially simultaneously, or as close together in time as possible (for example, 1 us or less; the power the inductance of the electric machine 10 and the higher the DC voltage VCC). This measurement involves the digitization of the measured values by the amplification/filtering/digitization block 14, and these values may be sampled once to produce the digitized versions thereof, or may be sampled multiple times and those samples averaged, filtered, dithered, etc., to produce the digitized versions.

In addition, the values measured during the third period of the SVPWM sectors are to be measured simultaneously, substantially simultaneously, or as close together in time as possible. This measurement involves the digitization of the measured values by the amplification/filtering/digitization block 14, and these values may be sampled once to produce the digitized versions thereof, or may be sampled multiple times and those samples averaged, filtered, dithered, etc., to produce the digitized versions.

The values measured during the fourth period of the SVPWM sectors are to be measured simultaneously, substantially simultaneously, or as close together in time as possible. This measurement involves the digitization of the measured values by the amplification/filtering/digitization block 14, and these values may be sampled once to produce the digitized versions thereof, or may be sampled multiple times and those samples averaged, filtered, dithered, etc., to produce the digitized versions.

Shown below is a chart summarizing which transistor is the calibrated transistor and which transistors are the read transistors, for each sector of the SVPWM when using this first technique.

Sector 1 Sector 2 Sector 3 Sector 4 Sector 5 Sector 6 Calibrated MN2 MN4 MN4 MN6 MN6 MN2 Transistors (during 2nd period) Read MN2, MN4, MN4, MN6, MN6, MN2, Transistors MN4 MN2 MN6 MN4 MN2 MN6 (during 4th period)

Note that in this chart, the selection of the second transistor to be read during the fourth period (e.g., MN4 in Sector 1, MN2 in Sector 2, MN6 in Sector 3, MN4 in Sector 4, MN2 in Sector 5, and MN6 in Sector 6) is performed considering the two largest duty cycles available in each sector. The other transistor (for example, MN6 in the case of Sector 1) could be chosen, but its duty cycle may not be long enough to complete the sampling of the voltage across that transistor. As such, those of skill in the art should recognize that this chart shows an optimized selection of transistors to be read based upon this target, and that other selections could be possible according to different targets, or if different PWM modulation techniques were used as opposed to SVPWM.

As can be understood from the chart, the oldest calibration drain to source resistance used is three sectors old.

A full cycle of this first technique will now be shown graphically and mathematically with reference to FIGS. 3A-3F.

A. First SVPWM Sector

Turning now to the first SVPWM sector, the phase current determination technique is continued over the seven periods P1-P7. Ul is high (which, as can be seen, causes MN2 to turn on) from the beginning of the second period through to the end of the sixth period, Vl is high (which, as can be seen, causes MN4 to turn on) from the beginning of the third period through the end of the fifth period, and Wl is high (which, as can be seen, causes MN6 to turn on) during the fourth period. Wh, Vh, and Uh are the complements of Wl, Vl, and Ul, and therefore the operation of the transistors MN1, MN3, MN5 is complementary to the operation of transistors MN2, MN4, MN6 described above.

The phase currents Iu, Iv, Iw are calculated during the first SVPWM sector as follows, with it being understood that amplification/filtering/digitization block 14 is digitizing and conditioning Vshunt as well as Vu, Vv, and Vw in the measuring steps described below, and that the microcontroller 13 is in turn generating the control signals Uh, Ul, Vh, Vl, Wh, and Wl.

During the second period, the shunt voltage Vshunt is measured across the shunt resistor Rsh, and here settles at a value of Vu2_sh, and the voltage Vu is measured and settles at −Vu2_mos. From this, the drain to source voltage of MN2 can be calculated as:

${{RdsMN}\; 2} = \frac{{Rshunt}*{{Vu}2\_ mos}}{Vu2\_ sh}$

During the fourth period, the voltages Vu and Vv are measured, and here respectively settle at values of Vu4_mos and Vv4_mos. Now, the phase currents Iu, Iv, and Iw can be calculated. In particular, having the value of RdsMN2, the phase current Iu can be calculated as:

Iu=Vu4_mos/RdsMN2

Having the value RdsMN4 from the prior last time this value was calculated, the phase current Iv can be calculated as:

Iv=Vv4_mos/RdsMN4

Since the sum of the phase currents Iu, Iv, and Iw is zero, Iw can therefore be calculated as:

Iw=−(Vu4_mos/RdsMN2+Vv4_mos/RdsMN4)

The values of Vshunt and Vu measured during the second period are to be measured simultaneously, substantially simultaneously, or as close together in time as possible. In addition, this measurement involves the digitization of the analog values of Vshunt and Vu by the amplification/filtering/digitization block 14, and these analog values may be sampled once to produce the digitized versions of Vshunt and Vu, or may be sampled multiple times and those samples averaged to produce the digitized versions of Vshunt and Vu.

Similarly, the values of Vu and Vv measured during the fourth period are to be measured simultaneously, substantially simultaneously, or as close together in time as possible. In addition, this measurement involves the digitization of the analog values of Vu and Vv by the amplification/filtering/digitization block 14, and these analog values may be sampled once to produce the digitized versions of Vu and Vv, or may be sampled multiple times and those samples averaged to produce the digitized versions of Vu and Vv.

B. Second SVPWM Sector

Turning now to the second SVPWM sector, the phase current determination technique is continued over the seven periods P1-P7. As can be seen, Ul is high (causing MN2 to turn on) from the beginning of the third period through to the end of the fifth period, Vl is high (causing MN4 to turn on) from the beginning of the second period through the end of the sixth period, and Wl is high (causing MN6 to turn on) during the fourth period. Wh, Vh, and Uh are the complements of Wl, Vl, and Ul, and therefore the operation of the transistors MN1, MN3, MN5 is complementary to the operation of transistors MN2, MN4, MN6 described above.

The phase currents Iu, Iv, Iw are calculated during the second SVPWM sector as follows, with it being understood that amplification/filtering/digitization block 14 is digitizing and conditioning Vshunt as well as Vu, Vv, and Vw in the measuring steps described below, and that the microcontroller 13 is in turn generating the control signals Uh, Ul, Vh, Vl, Wh, and Wl.

During the second period, the shunt voltage Vshunt is measured across the shunt resistor Rsh, and here settles at a value of Vv2_sh, and the voltage Vv is measured and settles at −Vv2_mos. From this, the drain to source voltage of MN4 can be calculated as:

${Rd{sMN}\; 4} = \frac{{Rshunt}*{{Vv}2\_ mos}}{Vv2\_ sh}$

During the fourth period, the voltages Vu and Vv are measured, and here respectively settle at values of Vu4_mos and Vv4_mos. Now, the phase currents Iu, Iv, and Iw can be calculated. In particular, having the value of RdsMN4, the phase current Iv can be calculated as:

Iv=Vv4_mos/RdsMN4

Having the value RdsMN2 from the first sector of the SVPWM, the phase current Iu can be calculated as:

Iu=Vu4_mos/RdsMN2

Since the sum of the phase currents Iu, Iv, and Iw is zero, Iw can therefore be calculated as:

Iw=−(Vu4_mos/RdsMN2+Vv4_mos/RdsMN4)

The values of Vshunt and Vv measured during the second period are to be measured simultaneously, substantially simultaneously, or as close together in time as possible. In addition, this measurement involves the digitization of the analog values of Vshunt and Vu by the amplification/filtering/digitization block 14, and these analog values may be sampled once to produce the digitized versions of Vshunt and Vv, or may be sampled multiple times and those samples averaged to produce the digitized versions of Vshunt and Vv.

Similarly, the values of Vu and Vv measured during the fourth period are to be measured simultaneously, substantially simultaneously, or as close together in time as possible. In addition, this measurement involves the digitization of the analog values of Vu and Vv by the amplification/filtering/digitization block 14, and these analog values may be sampled once to produce the digitized versions of Vu and Vv, or may be sampled multiple times and those samples averaged to produce the digitized versions of Vu and Vv.

C. Third SVPWM Sector

Turning now to the third SVPWM sector, the phase current determination technique is continued over the seven periods P1-P7. As can be seen, Ul is high (causing MN2 to turn on) during the fourth period, Vl is high (causing MN4 to turn on) from the beginning of the second period through the end of the sixth period, and Wl is high (causing MN6 to turn on) from the beginning of the third period to the end of the fifth period. Wh, Vh, and Uh are the complements of Wl, Vl, and Ul, and therefore the operation of the transistors MN1, MN3, MN5 is complementary to the operation of transistors MN2, MN4, MN6 described above.

The phase currents Iu, Iv, Iw are calculated during the third SVPWM sector as follows, with it being understood that amplification/filtering/digitization block 14 is digitizing and conditioning Vshunt as well as Vu, Vv, and Vw in the measuring steps described below, and that the microcontroller 13 is in turn generating the control signals Uh, Ul, Vh, Vl, Wh, and Wl.

During the second period, the shunt voltage Vshunt is measured across the shunt resistor Rsh, and here settles at a value of Vv2_sh, and the voltage Vv is measured and settles at −Vv2_mos. From this, the drain to source voltage of MN4 can be calculated as:

${Rd{sMN}\; 4} = \frac{{Rshunt}*{Vv2\_ mos}}{Vv2\_ sh}$

During the fourth period, the voltages Vv and Vw are measured, and here respectively settle at values of Vv4_mos and Vw4_mos. Now, the phase currents Iu, Iv, and Iw can be calculated. In particular, having the value of RdsMN4, the phase current Iv can be calculated as:

Iv=Vv4_mos/RdsMN4

Having the value RdsMN6 from a prior sector of the SVPWM, the phase current Iw can be calculated as:

Iw=Vw4_mos/RdsMN6

Since the sum of the phase currents Iu, Iv, and Iw is zero, Iu can therefore be calculated as:

Iu=−(Vv4_mos/RdsMN4+Vw4_mos/RdsMN6)

The values of Vshunt and Vv measured during the second period are to be measured simultaneously, substantially simultaneously, or as close together in time as possible. In addition, this measurement involves the digitization of the analog values of Vshunt and Vu by the amplification/filtering/digitization block 14, and these analog values may be sampled once to produce the digitized versions of Vshunt and Vv, or may be sampled multiple times and those samples averaged to produce the digitized versions of Vshunt and Vv.

Similarly, the values of Vv and Vw measured during the fourth period are to be measured simultaneously, substantially simultaneously, or as close together in time as possible. In addition, this measurement involves the digitization of the analog values of Vv and Vw by the amplification/filtering/digitization block 14, and these analog values may be sampled once to produce the digitized versions of Vv and Vw, or may be sampled multiple times and those samples averaged to produce the digitized versions of Vv and Vw.

D. Fourth SVPWM Sector

Turning now to the fourth SVPWM sector, the phase current determination technique is continued over the seven periods P1-P7. As can be seen, Ul is high (causing MN2 to turn on) during the fourth period, Vl is high (causing MN4 to turn on) from the beginning of the third period to the end of the fifth period, and Wl is high (causing MN6 to turn on) from the beginning of the second period to the end of the sixth period. Wh, Vh, and Uh are the complements of Wl, Vl, and Ul, and therefore the operation of the transistors MN1, MN3, MN5 is complementary to the operation of transistors MN2, MN4, MN6 described above.

The phase currents Iu, Iv, Iw are calculated during the fourth SVPWM sector as follows, with it being understood that amplification/filtering/digitization block 14 is digitizing and conditioning Vshunt as well as Vu, Vv, and Vw in the measuring steps described below, and that the microcontroller 13 is in turn generating the control signals Uh, Ul, Vh, Vl, Wh, and Wl.

During the second period, the shunt voltage Vshunt is measured across the shunt resistor Rsh, and here settles at a value of Vw2_sh, and the voltage Vw is measured, and here settles at a value of Vw2_mos. From this, the drain to source resistance of MN6 can be calculated as:

${Rd{sMN}\; 6} = \frac{Rshunt*{Vw2\_ mos}}{Vw2\_ sh}$

During the fourth period, the voltage Vv is measured, and here settles at a value of Vv4_mos, and the voltage Vw is measured, and here settles at a value of Vw4_mos. Now, having the value of RdsMN6, and having the value of RdsMN4 from the prior SVPWM sector, the phase current Iv can be calculated as:

Iv=Vv4_mos/RdsMN4

In turn, the phase current Iw can be calculated as:

Iw=Vw4_mos/RdsMN6

Since the sum of the phase currents Iu, Iv, and Iw is zero, Iu can therefore be calculated as:

Iu=−(Vv4_mos/RdsMN4+Vw4_mos/RdsMN6)

The values of Vshunt and Vw measured during the second period are to be measured simultaneously, substantially simultaneously, or as close together in time as possible. In addition, this measurement involves the digitization of the analog values of Vshunt and Vw by the amplification/filtering/digitization block 14, and these analog values may be sampled once to produce the digitized versions of Vshunt and Vw, or may be sampled multiple times and those samples averaged to produce the digitized versions of Vshunt and Vw.

The values of Vv and Vw measured during the fourth period are to be measured simultaneously, substantially simultaneously, or as close together in time as possible. In addition, this measurement involves the digitization of the analog values of Vv and Vw by the amplification/filtering/digitization block 14, and these analog values may be sampled once to produce the digitized versions of Vv and Vw, or may be sampled multiple times and those samples averaged to produce the digitized versions of Vv and Vw.

E. Fifth SVPWM Sector

Turning now to the fifth SVPWM sector, the phase current determination technique is continued over the seven periods P1-P7. As can be seen, Ul is high (causing MN2 to turn on) from the beginning of the third period to the end of the fifth period, Vl is high (causing MN4 to turn on) during the fourth period, and Wl is high (causing MN6 to turn on) from the beginning of the second period to the end of the sixth period. Wh, Vh, and Uh are the complements of Wl, Vl, and Ul, and therefore the operation of the transistors MN1, MN3, MN5 is complementary to the operation of transistors MN2, MN4, MN6 described above.

The phase currents Iu, Iv, Iw are calculated during the fifth SVPWM sector as follows, with it being understood that amplification/filtering/digitization block 14 is digitizing and conditioning Vshunt as well as Vu, Vv, and Vw in the measuring steps described below, and that the microcontroller 13 is in turn generating the control signals Uh, Ul, Vh, Vl, Wh, and Wl.

During the second period, the shunt voltage Vshunt is measured across the shunt resistor Rsh, and here settles at a value of Vw2_sh, and the voltage Vw is measured, and here settles at a value of Vw2_mos. From this, the drain to source resistance of MN6 can be calculated as:

${Rd{sMN}\; 6} = \frac{Rshunt*{Vw2\_ mos}}{Vw2\_ sh}$

During the fourth period, the voltage Vu is measured, and here settles at a value of Vu4_mos, and the voltage Vw is measured, and here settles at a value of Vw4_mos. Now, having the value of RdsMN6, and having the value of RdsMN2 from a prior SVPWM sector, the phase current Iv can be calculated as:

Iu=Vu4_mos/RdsMN2

In turn, the phase current Iw can be calculated as:

Iw=Vw4_mos/RdsMN6

Since the sum of the phase currents Iu, Iv, and Iw is zero, Iv can therefore be calculated as:

Iv=−(Vu4_mos/RdsMN2+Vw4_mos/RdsMN6)

The values of Vshunt and Vw measured during the second period are to be measured simultaneously, substantially simultaneously, or as close together in time as possible. In addition, this measurement involves the digitization of the analog values of Vshunt and Vw by the amplification/filtering/digitization block 14, and these analog values may be sampled once to produce the digitized versions of Vshunt and Vw, or may be sampled multiple times and those samples averaged to produce the digitized versions of Vshunt and Vw.

The values of Vu and Vw measured during the fourth period are to be measured simultaneously, substantially simultaneously, or as close together in time as possible. In addition, this measurement involves the digitization of the analog values of Vu and Vw by the amplification/filtering/digitization block 14, and these analog values may be sampled once to produce the digitized versions of Vu and Vw, or may be sampled multiple times and those samples averaged to produce the digitized versions of Vu and Vw.

F. Sixth SVPWM Sector

Turning now to the sixth SVPWM sector, the phase current determination technique is continued over the seven periods P1-P7. As can be seen, Ul is high (causing MN2 to turn on) from the beginning of the second period to the end of the sixth period, Vl is high (causing MN4 to turn on) during the fourth period, and Wl is high (causing MN6 to turn on) from the beginning of the third period to the end of the fifth period. Wh, Vh, and Uh are the complements of Wl, Vl, and Ul, and therefore the operation of the transistors MN1, MN3, MN5 is complementary to the operation of transistors MN2, MN4, MN6 described above.

The phase currents Iu, Iv, Iw are calculated during the sixth SVPWM sector as follows, with it being understood that amplification/filtering/digitization block 14 is digitizing and conditioning Vshunt as well as Vu, Vv, and Vw in the measuring steps described below, and that the microcontroller 13 is in turn generating the control signals Uh, Ul, Vh, Vl, Wh, and Wl.

During the second period, the shunt voltage Vshunt is measured across the shunt resistor Rsh, and here settles at a value of Vu2_sh, and the voltage Vu is measured, and here settles at a value of Vu2_mos. From this, the drain to source resistance of MN2 can be calculated as:

${Rd{sMN}\; 2} = \frac{Rshunt*{Vu2\_ mos}}{Vu2\_ sh}$

During the fourth period, the voltage Vu is measured, and here settles at a value of Vu4_mos, and the voltage Vw is measured, and here settles at a value of Vw4_mos. Now, having the value of RdsMN2, and having the value of RdsMN6 from a prior SVPWM sector, the phase current Iu can be calculated as:

Iu=Vu4_mos/RdsMN2

In turn, the phase current Iw can be calculated as:

Iw=Vw4_mos/RdsMN6

Since the sum of the phase currents Iu, Iv, and Iw is zero, Iv can therefore be calculated as:

Iv=(Vu4_mos/RdsMN2+Vw4_mos/RdsMN6)

The values of Vshunt and Vu measured during the second period are to be measured simultaneously, substantially simultaneously, or as close together in time as possible. In addition, this measurement involves the digitization of the analog values of Vshunt and Vu by the amplification/filtering/digitization block 14, and these analog values may be sampled once to produce the digitized versions of Vshunt and Vu, or may be sampled multiple times and those samples averaged to produce the digitized versions of Vshunt and Vu.

The values of Vu and Vw measured during the fourth period are to be measured simultaneously, substantially simultaneously, or as close together in time as possible. In addition, this measurement involves the digitization of the analog values of Vu and Vw by the amplification/filtering/digitization block 14, and these analog values may be sampled once to produce the digitized versions of Vu and Vw, or may be sampled multiple times and those samples averaged to produce the digitized versions of Vu and Vw.

Variant of the First Technique (for Low Electric Machine Speed)

Given the detailed disclosure above of how the first technique works, below is a chart summarizing a variant of the first technique to be used where the electric machine speed is low. Other than the changes in the read transistors for some sectors of the SVPWM, the technique remains the same. Therefore, just the chart for this variant is given, as one of skill in the art will (with the benefit of the above disclosure) well understand how to implement this variant of the first technique.

Sector 1 Sector 2 Sector 3 Sector 4 Sector 5 Sector 6 Calibrated MN2 MN4 MN4 MN6 MN6 MN2 Transistors (during 2nd period) Read MN2, MN4, MN4, MN6, MN6, MN2, Transistors MN6 MN2 MN2 MN4 MN4 MN6 (during 4th period)

First Technique (Lower Cost Variant)

Given the detailed disclosure above of how the first technique works, below is a chart summarizing a first variant of the first technique in which the voltage of one of the phases is never measured.

Sector 1 Sector 2 Sector 3 Sector 4 Sector 5 Sector 6 Calibrated MN2 MN4 MN4 No No MN2 Transistors Cali- Cali- (during 2nd bration bration period) Read MN2, MN4, MN4, MN4 MN4 MN2, Transistors MN4 MN2 MN2 MN4 (during 4th period)

Second Technique

A second technique will now be described. In general, this technique works by measuring Vshunt and one of the voltages Vu, Vv, Vw during the second period of each sector of the SVPWM, and from those two measured voltages calculating the drain to source resistance of the transistor across which the voltage Vu, Vv, or Vw was measured (e.g., MN2, MN4, MN6)—this drain to source resistance can be referred to as the first calibrated drain to source resistance for that sector of the SVPWM, and the corresponding transistor can be referred to as the first calibrated transistor.

Next, during the third period of each sector of the SVPWM, the technique continues with measuring Vshunt again, the corresponding voltage Vu, Vv, or Vw is measured across the first calibrated transistor, and a voltage Vu, Vv, or Vw is measured across a next transistor to be calibrated, which can be referred to as the second calibrated transistor. From these three measured voltages, the drain to source resistance of the second calibrated transistor can be calculated, and can be referred to as the second calibrated drain to source resistance.

Then, during the fourth period of each sector of the SVPWM, the voltages Vu, Vv, or Vw that were measured during the third period are measured again. The transistors corresponding to the voltages read during the fourth period of each sector of the SVPWM can be referred to as the read transistors.

Using the first calibrated drain to source resistance and the voltage across the first calibrated transistor that was measured again during the fourth period, the phase current flowing through the first calibrated transistor is calculated. Then, using the second calibrated drain to source resistance and the voltage across the second calibrated transistor that was measured again during the fourth period, the phase current flowing through the second calibrated transistor is calculated. Finally, since the sum of the phase currents is known to be zero, from the two calculated phase currents for that sector of the SVPWM, the remaining phase current can be calculated.

Therefore, this second technique can be briefly summed up by the following steps:

1. Measure Vshunt and a phase voltage (Vu, Vv, or Vw) corresponding to voltage across the first transistor to be calibrated, during second period of the SVPWM sector.

2. Calculate the calibrated drain to source resistance RDS of the first calibrated transistor (MN2, MN4, or MN6) as:

${{Rds}\left( {{First}\mspace{14mu} {Calibrated}\mspace{14mu} {Transistor}} \right)} = \frac{Rshunt*V\; 1{phase}\; 2}{Vsh{unt}\; 2}$

where “first calibrated transistor” is the first transistor being calibrated during that sector of the SVPWM, “Rshunt” is the resistance of the resistor Rshunt, “Vshunt2” is the voltage across Rshunt during the second period of that sector of the SVPWM, and “V1phase2” is the voltage across the first calibrated transistor during the second period of that sector of the SVPWM.

3. Measure Vshunt, a phase voltage (Vu, Vv, or Vw) corresponding to the voltage across the first calibrated transistor, and a phase voltage (Vu, Vv, or Vw) corresponding to a voltage across another of the transistors (MN2, MN4, or MN6) which will become the second calibrated transistor, during the third period of the SVPWM sector.

4. Calculate the calibrated drain to source resistance RDS of the second calibrated transistor (MN2, MN4, or MN6) as:

${{Rds}\left( {{Second}\mspace{14mu} {Calibrated}\mspace{14mu} {Transistor}} \right)} = \frac{V2ph{ase}\; 3*{Rs}hunt*{{Rds}\left( {{First}\mspace{14mu} {Calibrated}\mspace{14mu} {Transistor}} \right)}}{{Vsh{unt}\; 3*{{Rds}\left( {{First}\mspace{14mu} {Calibrated}\mspace{14mu} {Transistor}} \right)}} - {V\; 1{phase}\; 3*{Rs}hunt}}$

where “second calibrated transistor” is the second transistor being calibrated during that sector of the VSPWM, “Rshunt” is the resistance of the resistor Rshunt, “Vshunt3” is the voltage across Rshunt during the third period of that sector of the SVPWM, “V1phase3” is the voltage across the first calibrated transistor during the third period of that sector of the SVPWM, and “V2phase3” is the voltage across the second calibrated transistor during the third period of that sector of the SVPWM.

5. Measure the voltages across the first and second calibrated transistors (MN2, MN4, or MN6), during the fourth period of that SVPWM sector.

6. Calculate the phase current for the first calibrated transistor as:

Iphase(First Calibrated Transistor)=V1phase4/Rds(First Calibrated Transistor)

where “first calibrated transistor” is the first transistor that was calibrated during that sector of the SVPWM, and “V1phase4” is the voltage across the first calibrated transistor during the fourth period of that sector of the SVPWM.

7. Calculate the phase current for the second calibrated transistor as:

Iphase(Second Calibrated Transistor)=V2phase4/Rds(Second Calibrated Transistor)

where “second calibrated transistor” is the second transistor that was calibrated during that sector of the SVPWM, and “V2phase4” is the voltage across the second calibrated transistor during the fourth period of that sector of the SVPWM.

8. Calculate the phase current for the remaining transistor as:

Iphase(Remaining Transistor)=−[Iphase(First Calibrated Transistor)+Iphase(Second Transistor)]

Note that the values measured during the second period of the SVPWM sectors are to be measured simultaneously, substantially simultaneously, or as close together in time as possible. This measurement involves the digitization of the measured values by the amplification/filtering/digitization block 14, and these values may be sampled once to produce the digitized versions thereof, or may be sampled multiple times and those samples averaged to produce the digitized versions.

In addition, the values measured during the third period of the SVPWM sectors are to be measured simultaneously, substantially simultaneously, or as close together in time as possible. This measurement involves the digitization of the measured values by the amplification/filtering/digitization block 14, and these values may be sampled once to produce the digitized versions thereof, or may be sampled multiple times and those samples averaged to produce the digitized versions.

The values measured during the fourth period of the SVPWM sectors are to be measured simultaneously, substantially simultaneously, or as close together in time as possible. This measurement involves the digitization of the measured values by the amplification/filtering/digitization block 14, and these values may be sampled once to produce the digitized versions thereof, or may be sampled multiple times and those samples averaged to produce the digitized versions.

Shown below is a chart summarizing which transistors are the calibrated transistor and which transistors are the read transistors, for each sector of the SVPWM when using this second technique.

Sector 1 Sector 2 Sector 3 Sector 4 Sector 5 Sector 6 Calibrated MN2, MN4, MN4, MN6, MN6, MN2, Transistors MN4 MN2 MN6 MN4 MN2 MN6 (during 2nd period and 3rd Period) Read MN2, MN4, MN4, MN6, MN6, MN2, Transistors MN4 MN2 MN6 MN4 MN2 MN6 (during 4th period)

An example SVPWM sector for this second technique is shown in FIG. 4. Here, the fourth SVPWM is shown, and the phase current determination technique is continued over the seven periods P1-P7. As can be seen, Wl is high (causing MN6 to turn on) from the beginning of the second period to the end of the sixth period, Vl is high (causing MN4 to turn on) from the beginning of the third period to the end of the fifth period, and Wl is high during the fourth period. Wh, Vh, and Uh are the complements of Wl, Vl, and Ul, and therefore the operation of the transistors MN1, MN3, MN5 is complementary to the operation of transistors MN2, MN4, MN6 described above.

The phase currents Iu, Iv, Iw are calculated during the fourth SVPWM sector as follows, with it being understood that amplification/filtering/digitization block 14 is digitizing and conditioning Vshunt as well as Vu, Vv, and Vw in the measuring steps described below, and that the microcontroller 13 is in turn generating the control signals Uh, Ul, Vh, Vl, Wh, and Wl.

During the second period, the shunt voltage Vshunt is measured across the shunt resistor Rsh, and here settles at a value of Vw2_sh, and the voltage Vw is measured, and here settles at a value of Vw2_mos. From this, the drain to source resistance of MN6 can be calculated as:

${RdsMN6} = \frac{Rshunt*{Vw2\_ mos}}{Vw2\_ sh}$

During the third period, the shunt voltage Vshunt is measured, and here settles at a value of Vu3_sh, the voltage Vv is measured, and here settles at a value of Vv3_mos, and the voltage Vw is measured, and here settles at a value of Vw3_mos. From this, the drain to source resistance of MN4 can be calculated as:

${Rd{sMN}\; 4} = \frac{Vv3_{mos}*Rshunt*Rd{sMN}\; 6}{{Vu3_{sh}*Rd{sMN}\; 6} - {{Vw}3_{mos}*Rshunt}}$

During the fourth period, the voltage Vv is measured, and here settles at a value of Vv4_mos, and the voltage Vw is measured, and here settles at a value of Vw4_mos. Now, having the values of RdsMN6 and RdsMN4, the phase current Iv can be calculated as:

Iv=Vv4_mos/RdsMN4

In turn, the phase current Iw can be calculated as:

Iu=−(Vv4_mos/RdsMN4+Vw4_mos/RdsMN6)

Since the sum of the phase currents Iu, Iv, and Iw is zero, Iu can therefore be calculated as:

Iu=−(Vv4_mos/RdsMN4+Vw4_mos/RdsMN6)

The values of Vshunt and Vw measured during the second period are to be measured simultaneously, substantially simultaneously, or as close together in time as possible. In addition, this measurement involves the digitization of the analog values of Vshunt and Vw by the amplification/filtering/digitization block 14, and these analog values may be sampled once to produce the digitized versions of Vshunt and Vw, or may be sampled multiple times and those samples averaged to produce the digitized versions of Vshunt and Vw.

Similarly, the values of Vshunt, Vv, and Vw measured during the third period are to be measured simultaneously, substantially simultaneously, or as close together in time as possible. In addition, this measurement involves the digitization of the analog values of Vshunt, Vv, and Vw by the amplification/filtering/digitization block 14, and these analog values may be sampled once to produce the digitized versions of Vshunt, Vv, and Vw, or may be sampled multiple times and those samples averaged to produce the digitized versions of Vshunt, Vv, and Vw.

Likewise, the values of Vv and Vw measured during the fourth period are to be measured simultaneously, substantially simultaneously, or as close together in time as possible. In addition, this measurement involves the digitization of the analog values of Vv and Vw by the amplification/filtering/digitization block 14, and these analog values may be sampled once to produce the digitized versions of Vv and Vw, or may be sampled multiple times and those samples averaged to produce the digitized versions of Vv and Vw.

Second Technique (Lower Cost Variant)

Given the detailed disclosure above of how the second technique works, below is a chart summarizing a first variant of the second technique in which the voltage of one of the phases is never measured, and in which two transistors are not calibrated at every period.

Sector 1 Sector 2 Sector 3 Sector 4 Sector 5 Sector 6 Calibrated MN2, MN4, MN4 MN2 Transistors MN4 MN2 (during 2nd period and 3rd Period) Read MN2, MN4, MN4, MN2, MN2, MN2, Transistors MN4 MN2 MN2 MN4 MN4 MN4 (during 4th period)

General Comments Applicable to First and Second Techniques

Although the techniques described above have been described with respect to the measurement of the voltages across the low side transistors and determination of drain to source resistances of the low side transistors, those of skill in the art will appreciate that the techniques are equally applicable to high side transistors.

As compared to prior art systems utilizing one shunt per phase winding or two shunts per phase winding, the techniques disclosed herein provide for reduced power losses, reduced cost of production, and elimination of asymmetry in the three-phase inverter bridge.

As compared to the prior art systems that also utilize one shunt, the techniques disclosed herein eliminate difficulties encounters when reading voltages in boundary conditions, and provide for simultaneous or substantially simultaneous sampling of two phase voltages (allowing for more accurate results).

In addition, it should be noted that the techniques described above can be applied to other PWM patterns, such as sinusoidal, third harmonic, discontinuous SVPWM, etc. While which measurements are taken during what periods may change, the concept of the transistor calibration described above remains valid.

While the disclosure has been described with respect to a limited number of embodiments, those skilled in the art, having benefit of this disclosure, will appreciate that other embodiments can be envisioned that do not depart from the scope of the disclosure as disclosed herein. Accordingly, the scope of the disclosure shall be limited only by the attached claims. 

1. An DC-AC inverter system to be coupled to three phase windings of an electric machine, the inverter system comprising: a first switching branch coupled between a DC supply voltage node and an intermediate node, the first switching branch having a first terminal to be coupled to a first phase winding of the electric machine; a second switching branch coupled between the DC supply voltage node and the intermediate node, the second switching branch having a second terminal to be coupled to a second phase winding of the electric machine; a third switching branch coupled between the DC supply voltage node and the intermediate node, the third switching branch having a third terminal to be coupled to a third phase winding of the electric machine; a shunt resistor coupled between the intermediate node and ground; control circuitry configured to apply control signals in accordance with a space vector pulse width modulation (SVPWM) scheme to the first, second, and third switching branches to cause the inverter to drive the first, second, and third phase windings of the electric machine with an three phase AC power signal; wherein the SVPWM scheme is divided into six sectors, with each sector being divided into a plurality of periods; wherein the control circuitry is configured to, during at least some sectors of the SVPWM scheme: during the second period: measure a shunt voltage across the shunt resistor; and measure a drain to source voltage of a first calibration transistor, the first calibration transistor being a transistor of a given switching branch; during a fourth period: measure the drain to source voltage of the first calibration transistor; and measure a drain to source voltage of a measured transistor, the measured transistor being a transistor of a next switching branch; determine a drain to source resistance of the first calibration transistor as a function of a resistance of the shunt resistor, the drain to source voltage of the first calibration transistor measured during the second period, and the shunt voltage measured during the second period; determine a phase current of a given phase winding coupled to the given switching branch as a function of the drain to source voltage of the first calibration transistor measured during the fourth period and the drain to source resistance of the first calibration transistor; determine a phase current a next phase winding coupled to the next switching branch as a function of the drain to source voltage of the measured transistor measured during the fourth period and a drain to source resistance of the measured transistor known from a prior sector of the SVPWM scheme; and determine a phase current of a remaining phase winding coupled to the remaining switching branch as a function of the phase current of the given phase winding and the phase current of the next phase winding.
 2. The DC-AC inverter system of claim 1, wherein the first calibration transistor is a low-side transistor of the given switching branch; and wherein the measure transistor is a low-side transistor of the next switching branch.
 3. The DC-AC inverter system of claim 1, wherein the control circuitry determines the drain to source resistance of the first calibration transistor as: ${{Rds}\left( {{Calibration}\mspace{14mu} {Transistor}} \right)} = \frac{Rshunt*V1ph{ase}\; 2}{Vsh{unt}\; 2}$ where Rshunt is the resistance of the shunt resistor, V1phase2 is the drain to source voltage of the first calibration transistor measured during the second period, and Vshunt2 is the shunt voltage measured during the second period.
 4. The DC-AC inverter system of claim 3, wherein the control circuitry determines the phase current of the given phase winding as: Iphase1=V1phase4/Rds(Calibration Transistor) where V1phase4 is the drain to source voltage of the first calibration transistor measured during the fourth period, and Rds(Calibration Transistor) is the drain to source resistance of the first calibration transistor.
 5. The DC-AC inverter system of claim 4, wherein the control circuitry determines the phase current of the next phase winding as: Iphase2=V2phase4/Rds(Measured Transistor) where V2phase4 is the drain to source voltage of the measured transistor measured during the fourth period, and Rds(Measured Transistor) is the drain to source resistance of the measured transistor known from a prior SVPWM sector.
 6. The DC-AC inverter system of claim 5, wherein the control circuitry determines the phase current of the remaining phase winding as: Iphase3=−(Iphase1+Iphase2).
 7. An DC-AC inverter system to be coupled to three phase windings of an electric machine, the inverter system comprising: a first switching branch coupled between a DC supply voltage node and an intermediate node, the first switching branch having a first terminal to be coupled to a first phase winding of the electric machine; a second switching branch coupled between the DC supply voltage node and the intermediate node, the second switching branch having a second terminal to be coupled to a second phase winding of the electric machine; a third switching branch coupled between the DC supply voltage node and the intermediate node, the third switching branch having a third terminal to be coupled to a third phase winding of the electric machine; a shunt resistor coupled between the intermediate node and ground; control circuitry configured to apply control signals in accordance with a space vector pulse width modulation (SVPWM) scheme to the first, second, and third switching branches to cause the inverter to drive the first, second, and third phase windings of the electric machine with an three phase AC power signal; wherein the SVPWM scheme is divided into six sectors, with each sector being divided into a plurality of periods; wherein the control circuitry is configured to, during at least some sectors of the SVPWM scheme: during the second period: measure a shunt voltage across the shunt resistor; and measure a drain to source voltage of a first calibration transistor, the first calibration transistor being a transistor of a given switching branch; during the third period: measure a shunt voltage across the shunt resistor; measure a drain to source voltage of a second calibration transistor, the second calibration transistor being a transistor of a next switching branch; measure the drain to source voltage of the first calibration transistor; during a fourth period: measure the drain to source voltage of the first calibration transistor; measure the drain to source voltage of the second calibration transistor; and measure a drain to source voltage of a measured transistor, the measured transistor being a transistor of a remaining switching branch; determine a drain to source resistance of the first calibration transistor as a function of a resistance of the shunt resistor, the drain to source voltage of the first calibration transistor measured during the second period, and the shunt voltage measured during the second period; determine a drain to source resistance of the second calibration transistor as a function of a resistance of the shunt resistor, the drain to source resistance of the first calibration transistor, the drain to source voltage of the first calibration transistor measured during the fourth period, the drain to source voltage of the second calibration transistor measured during the fourth period, and the shunt voltage measured during the fourth period; determine a phase current of a given phase winding coupled to the given switching branch as a function of the drain to source voltage of the first calibration transistor measured during the fourth period and the drain to source resistance of the first calibration transistor; determine a phase current a next phase winding coupled to the next switching branch as a function of the drain to source voltage of the second calibration transistor measured during the fourth period and the drain to source resistance of the second calibration transistor; and determine a phase current of a remaining phase winding coupled to the remaining switching branch as a function of the phase current of the given phase winding and the phase current of the next phase winding.
 8. The DC-AC inverter system of claim 7, wherein the first calibration transistor is a low-side transistor of the given switching branch; wherein the second calibration transistor is a low-side transistor of the next switching branch; and wherein the measure transistor is a low-side transistor of the next switching branch.
 9. The DC-AC inverter system of claim 7, wherein the control circuitry determines the drain to source resistance of the first calibration transistor as: ${{Rds}\left( {{First}\mspace{14mu} {Calibration}\mspace{14mu} {Transistor}} \right)} = \frac{Rshunt*V\; 1{phase}\; 2}{Vsh{unt}\; 2}$ where Rshunt is the resistance of the shunt resistor, V1phase2 is the drain to source voltage of the first calibration transistor measured during the second period, and Vshunt2 is the shunt voltage measured during the second period.
 10. The DC-AC inverter system of claim 9, wherein the control circuitry determines the phase current of the given phase winding as: Iphase1=V1phase4/Rds(First Calibration Transistor) where V1phase4 is the drain to source voltage of the first calibration transistor measured during the fourth period, and Rds(First Calibration Transistor) is the drain to source resistance of the first calibration transistor.
 11. The DC-AC inverter system of claim 10, wherein the control circuitry determines the drain to source resistance of the second calibration transistor as: ${{Rds}\left( {{Second}\mspace{14mu} {Calibration}\mspace{14mu} {Transistor}} \right)} = \frac{V2ph{ase}\; 3*{Rs}hunt*{{Rds}\left( {{First}\mspace{14mu} {Calibration}\mspace{14mu} {Transistor}} \right)}}{{Vsh{unt}\; 3*{{Rds}\left( {{First}\mspace{14mu} {Calibration}\mspace{14mu} {Transistor}} \right)}} - {V\; 1{phase}\; 3*{Rs}hunt}}$ where V3phase3 is the drain to source voltage of the second calibrated transistor measured during the third period, V1phase3 is the drain to source voltage of the first calibration transistor measured during the third period, Rshunt is the resistance of the shunt resistor, Vshunt3 is the shunt voltage measured during the third period, and Rds(First Calibration Transistor) is the drain to source resistance of the first calibration transistor.
 12. The DC-AC inverter system of claim 11, wherein the control circuitry determines the phase current of the next phase winding as: Iphase2=V2phase4/Rds(Second Calibration Transistor) where V2phase4 is the drain to source voltage of the second calibration transistor measured during the fourth period, and Rds(Second Calibration Transistor) is the drain to source resistance of the first calibration transistor.
 13. The DC-AC inverter system of claim 12, wherein the control circuitry determines the phase current of the remaining phase winding as: Iphase3=−(Iphase1+Iphase2). 